REMARKS

Claims 1, 3, 5-8, 10-15, 17, 18, and 20-23 are pending in the application. Claims 1, 3, 5-8, 14, 18, and 20-23 are rejected. Claims 11-13, 15, and 17 are objected to.

Claims 1, 3, 5-7, 18, and 20-23 were rejected under 35 USC 103(a) as being unpatentable over Kim in view of Nakai. Claim 1, as amended, includes "... a data clock and a transition clock, wherein the sample component employs the data clock to obtain center samples and the transition clock to obtain edge samples; and the analyzer component adjusts operation of the data clock and the transition clock according to the average operation of the set of consecutive bit times." Claim 18, as amended, includes "...adjusting data and transition clocks according to the determined average clock operation over the set of consecutive bit times." The references of record do not show, teach, or suggest the above recited limitations of claims 1 and 18. The Nakai reference fails to teach adjusting a data clock, where the data clock is employed to obtain center samples, according to the average operation of the set of consecutive bit times. Therefore, it is not obvious to combine the teachings of Kim and Nakai to obtain the above limitations of claims 1 and 18. Claims 3 and 5-7 depend from claim 1. Claims 20-23 depend from claim 18. Therefore, claims 1, 3, 5-7, 18, and 20-23 are believed to be allowable over the references of record.

Claim 8 was rejected under 35 USC 103(a) as being unpatentable over Kim in view of Li. Claim 8 includes "... an early output node that selectively draws a reference current according to the current center sample, the current edge sample, and the previous center sample; a late output node that selectively draws the reference current according to the current center sample, the current edge sample, and the previous center sample ...". The Li reference does not teach the above recited limitations of claim 8, and, therefore Li and Kim combined do not teach the above recited limitations of claim 8. Claims 11-13 depend from claim 8. Therefore, claims 8 and 11-13 are believed to be allowable.

Claim 14 was rejected under 35 USC 103(a) as being unpatentable over Kim in view of

Garlepp. Claim 14, as amended, includes "... a data clock and a transition clock, wherein the

sample component employs the data clock to obtain center samples and the transition clock to

obtain edge samples; and wherein the analyzer component adjusts operation of the data clock

and the transition clock according to the average operation of the set of consecutive bit times."

The references of record do not show, teach, or suggest the above recited limitations of claim 14.

The Garlepp reference fails to teach adjusting a data clock, where the data clock is employed to

obtain center samples, according to the average operation of the set of consecutive bit times.

Therefore, it is not obvious to combine the teachings of Kim and Garlepp to obtain the above

limitations of claims 14. Claims 15-17 depend from claim 14. Therefore, claims 14-17 are

believed to be allowable over the references of record.

It is believed that the above remarks are fully responsive to the Official Action.

Reconsideration and allowance are therefore respectfully requested.

Should the Examiner have further inquiry concerning these matters, please contact the below

named attorney for Applicant.

Respectfully submitted,

/Alan K. Stewart/

Alan K. Stewart

Attorney for Applicant

Reg. No. 35,373

Texas Instruments Incorporated

P.O. Box 655474, MS 3999

Dallas, TX 75265 Phone: 972-917-5466

Fax: 972-917-4418

TI-37352 - 3 -